

FIG. 2




FIG. 3-B




FIG. 3-A

```

token bs      {      sig {  field  = id;}
                  sig {  field  = data;
                        range = [15:0;]]}
token mvp      {      sig {  field  = mpeg}
                  sig {  field  = layer;
                        range = [3:0;]}
                  sig {  field  = ext;
                        range = [3:0;]}
                  sig {  field  = code;
                        range = [3:0;]}
                  sig {  field  = data;
                        range = [15:0;]]}

```

40

FIG. 4

```

object qa_mvp16  {      param BSN = 'MVP_BSN;
                        param BSW = LOG2(BSN);
input            {      port      = clk;}
input            {      port      = rst_;}
token_in         {      type      = bs;
                        port      = vp;}
token_out        {      type      = mvp;
                        port      = vp;}}

```

50

FIG. 5

```

module QDL_MOD_NAME
  (* QDL_PORT_LIST */);
  /* QDL_PARAM_LIST */
  /* QDL_BUS_DEFS */
  /* QDL_PORT_DECL */
  /* QDL_PORT_WIRE */
  // Internal Logic Here;
endmodule //QDL_MOD_NAME

```

FIG. 6-A

60a

```

(* Start: QDL_PORT_LIST */
clk
rst_
vp_bs_id
vp_bs_data
vp_bs_rdy
vp_bs_req
vp_mvp_mpeg
vp_mvp_layer
vp_mvp_ext
vp_mvp_code
vp_mvp_data
vp_mvp_rdy
vp_mvp_req
/* End: QDL_PORT_LIST */);

```

FIG. 6-B

60b

FIG. 6-C

-60c

FIG. 6-D

-60d

—60g

FIG. 6-G

```
.clk      (clk      ),
.rst_     (rst_     ),
.idata    ({vp_bs_id, vp_bs_data}),
.irdy     (vp_bs_rdy),
.ireq     (vp_bs_req),
.odata    ({icmd, idata}),
.ordy     (irdy),
.oreq     (ireq),);
```


FIG. 7-A

-70a

FIG. 7-B

-70b

```

namespace QuArc {
bool    QDL_NAME::sim_logic(void)
{
    //bit-accurate model of algorithm here
    return true;}
QDL_NAME::QDL_NAME (const QDL_NAME\_FDS&  arg_fds)
:
    Qblock          ( );
    p_f_des          (arg_fds),
    /* QDL_CONST_INIT */
{ //initialization code here }
bool QDL_NAME::sim_core(void)
{
    /* QDL_INPUT_CONNECTIONS */
    /*QDL_OUTPUT_CONNECTIONS*/
    return sim_logic();} //End Namespace

```

FIG. 7-C

70c

```

namespace QuArc {
bool QAMVP16::sim_logic(void)
{
    //bit-accurate model of algorithm here
    return true;}
QAMVP16::QAMVP16(const QAMVP16_FDS& arg_fds)
:
    Qblock          ( );
    p_f_des          (arg_fds),
    /* Start: QDL_CONST_INIT */
    p_vp_bs          ( ),
    p_vp_mvp          ( )
    /* End: QDL_CONST_INIT */
{ //initialization code here }
bool QAMVP16::sim_core(void)
{
    /* Start: QDL_INPUT_CONNECTIONS */
    p_vp_bs.qpipe (& p_f_des.vp_bs_fds);
    p_vp_bs.instance_name (p_f_des.vp_bs_fds.instance_name());
    /* End: QDL_INPUT_CONNECTIONS */

    /* Start: QDL_OUTPUT_CONNECTIONS */
    p_vp_mvp.qpipe (& p_f_des.vp_mvp_fds);
    p_vp_mvp.instance_name(p_f_des.vp_mvp_fds.instance_name());
    /* End: QDL_OUTPUT_CONNECTIONS */
    return sim_logic(); }

```

FIG. 7-D

70d

-80a

80b

FIG. 8-B

90a

FIG. 9-A

```

qa_miqc # ( BSN,
            BSW,
            1 )

iqa ( .clk ( clk ),
      .rst_ ( rst_ ),
      .mvp_mpeg ( vp_mvp_mpeg ),
      .mvp_layer ( vp_mvp_layer ),
      .mvp_ext ( vp_mvp_ext ),
      .mvp_code ( vp_mvp_code ),
      .mvp_data ( vp_mvp_data ),
      .mvp_rdy ( vp_mvp_rdy [0:0] ),
      .mvp_req ( vp_mvp_req [0:0] ),
      .iqz_as ( iqz_as ),
      .iqz_data ( iqz_data ),
      .iqz_rdy ( iqz_rdy ),
      .iqz_req ( iqz_req ),
      .qaddr ( qaddr ),
      .qrde ( qrde ),
      .qrd_data ( qrd_data ),
      .qwre ( qwre ),
      .qwd_data ( qwd_data ) );

qa_miqc # ( DAT_NR )
iqc ( .clk ( clk ),
      .rst_ ( rst_ ),
      .iqz_as ( iqz_as ),
      .iqz_data ( iqz_data ),
      .iqz_rdy ( iqz_rdy [0:0] ),
      .iqz_req ( iqz_req [0:0] ),
      .dat_data ( dat_data ),
      .dat_rdy ( dat_rdy ),
      .dat_req ( dat_req ),
      .zrde ( zrde ),
      .zraddr ( zraddr ),
      .zrdata ( zrdata ),
      .zwre ( zwre ),
      .zwaddr ( zwaddr ),
      .zwdata ( zwdata ) );

//RAM Instantiations Here;

```

90b

FIG. 9-B




FIG. 11-A

320a

320b

320b

FIG. 12-B